

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

DESCRIPTION

The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs and be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.

The PLS100 and PLS101 are fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. They feature either Open Collector or 3-State outputs for ease of expansion of product terms and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.


FEATURES

- Field-programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- I/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100µA (max.)
- Chip Enable input
- Output option:
 - PLS100: 3-State
 - PLS101: Open-Collector
- Output disable function:
 - 3-State: Hi-Z
 - Open-Collector: High

APPLICATIONS

- CRT display systems
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Data security encoders
- Fault detectors
- Frequency synthesizers
- 16-bit to 8-bit bus interface
- Random logic replacement

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	3-STATE	OPEN COLLECTOR	DRAWING NUMBER
28-Pin Plastic Dual In-Line 600mil-wide	PLS100N	PLS101N	0413D
28-Pin Plastic Leaded Chip Carrier	PLS100A	PLS101A	0401F

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101


LOGIC DIAGRAM



Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	+7.0	V _{DC}
V _{IN}	Input voltage	+5.5	V _{DC}
V _O	Output voltage	+5.5	V _{DC}
I _{IN}	Input current	±30	mA
I _{OUT}	Output current	+100	mA
T _{amb}	Operating temperature range	0 to +75	°C
T _{stg}	Storage temperature range	-65 to +150	°C

NOTE:

- Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

The PLS100 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Philips Semiconductors Military Data Handbook.

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

DC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ¹	MAX	
Input voltage²						
V _{IH}	High	V _{CC} = MAX	2.0			V
V _{IL}	Low	V _{CC} = MIN			0.8	V
V _{IC}	Clamp ³	V _{CC} = MIN, I _{IN} = -12mA		-0.8	-1.2	V
Output voltage²						
V _{OH}	High (PLS100) ⁴	V _{CC} = MIN I _{OH} = -2mA	2.4			V
V _{OL}	Low ⁵	I _{OL} = 9.6mA		0.35	0.45	V
Input current						
I _{IH}	High	V _{IN} = 5.5V		< 1	25	μA
I _{IL}	Low	V _{IN} = 0.45V		-10	-100	μA
Output current						
I _{O(OFF)}	Hi-Z state (PLS100)	\overline{CE} = High, V _{CC} = MAX V _{OUT} = 5.5V		1	40	μA
I _{OS}	Short circuit (PLS100) ^{3, 6}	V _{OUT} = 0.45V \overline{CE} = Low, V _{OUT} = 0V	-15	-1	-40	μA
I _{CC}	V _{CC} supply current ⁷	V _{CC} = MAX		120	170	mA
Capacitance						
C _{IN}	Input	\overline{CE} = High, V _{CC} = 5.0V V _{IN} = 2.0V		8		pF
C _{OUT}	Output	V _{OUT} = 2.0V		17		pF

NOTES:

- All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
- All voltage values are with respect to network ground terminal.
- Test one pin at a time.
- Measured with V_{IL} applied to \overline{CE} and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V_{CC}.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with the Chip Enable input grounded, all other inputs at 4.5V and the outputs open.

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

AC ELECTRICAL CHARACTERISTICS


0°C ≤ T_{amb} ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V, R₁ = 470Ω, R₂ = 1kΩ

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				MIN	TYP ¹	MAX	
Propagation delay²							
t _{PD}	Input	Output	Input		35	50	ns
t _{CE}	Chip Enable ³	Output	Chip Enable		15	30	ns
Disable time							
t _{CD}	Chip Disable ³	Output	Chip Enable		15	30	ns


NOTES:

1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
2. All propagation delays are measured and specified under worst case conditions.
3. For 3-State output; output enable times are tested with C_L = 30pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} - 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.

VOLTAGE WAVEFORMS




TEST LOAD CIRCUIT



TIMING DEFINITIONS

SYMBOL	PARAMETER
t _{CE}	Delay between beginning of Chip Enable Low (with Input valid) and when Data Output becomes valid.
t _{CD}	Delay between when Chip Enable becomes High and Data Output is in off state (Hi-Z or High).
t _{PD}	Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.

TIMING DIAGRAM



Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

LOGIC PROGRAMMING

PLS100/PLS101 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors' SNAP, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS100/PLS101 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors' SNAP PLD design software package.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE,

COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer/Software Support*) of this dat handbook for additional informational.


OUTPUT POLARITY – (F)



“AND” ARRAY – (I)



“OR” ARRAY – (F)



NOTES:

1. This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates P_n.
2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.

VIRGIN STATE

The PLS100/101 virgin devices are factory shipped in an unprogrammed state, with all fuses intact, such that:

1. All P_n terms are disabled (inactive) in the AND array.
2. All P_n terms are active in the OR array.
3. All outputs are Active-High.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

PROGRAM TABLE

PROGRAM TABLE ENTRIES										AND																POLARITY							
										INPUT (I _m)																OR							
INPUT VARIABLE		OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL																		OUTPUT (F _p)											
I _m	Don't Care	Prod. Term Present in Fp	Prod. Term Not Present in Fp	Active High	Active Low																												
H	L	A	• (period)	H	L																												
NOTE		NOTE		NOTE																													
Enter (-) for unused inputs of used P-terms.		1. Entries independent of output polarity. 2. Enter (A) for unused outputs of used P-terms.		1. Polarity programmed once only. 2. Enter (H) for all unused outputs.																													
						TERM																											
						15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																7 6 5 4 3 2 1 0											
						0																											
						1																											
						2																											
						3																											
						4																											
						5																											
						6																											
						7																											
						8																											
						9																											
						10																											
						11																											
						12																											
						13																											
						14																											
						15																											
						16																											
						17																											
						18																											
						19																											
						20																											
						21																											
						22																											
						23																											
						24																											
						25																											
						26																											
						27																											
						28																											
						29																											
						30																											
						31																											
						32																											
						33																											
						34																											
						35																											
						36																											
						37																											
						38																											
						39																											
						40																											
						41																											
						42																											
						43																											
						44																											
						45																											
						46																											
						47																											
						48																											
						49																											
						50																											
						51																											
						52																											
						53																											
						54																											
						55																											
						56																											
						57																											
						58																											
						59																											
						60																											
						61																											
						62																											
						63																											
						64																											
						65																											
						66																											
						67																											
						68																											
						69																											
						70																											
						71																											
						72																											
						73																											
						74																											
						75																											
						76																											
						77																											
						78																											
						79																											
						80																											
						81																											
						82																											
						83																											
						84																											
						85																											
						86																											
						87																											
						88																											
						89																											
						90																											
						91																											
						92																											
						93																											
						94																											
						95																											
						96																											
						97																											
						98																											
						99																											
						100																											
						101																											
						102																											
						103																											
						104																											
						105																											
						106																											
						107																											
						108																											
						109																											
						110																											
						111																											
						112																											
						113																											
						114																											
						115																											
						116																											
						117																											
						118																											
						119																											
						120																											
						121																											
						122																											
						123																											
						124																											
						125																											
						126																											
						127																											
						128																											
						129																											
						130																											
						131																											
						132																											
						133																											
						134																											
						135																											
						136																											
						137																											
						138																											
						139																											
						140																											
						141																											
						142																											
						143																											
						144																											
						145																											
						146																											
						147																											
						148																											
						149																											
						150																											
						151																											
						152																											
						153																											
						154																											
						155																											
						156																											
						157																											
						158																											
						159																											
						160																											
						161																											
						162																											
						163																											
						164																											
						165																											
						166																											
						167																											
						168																											
						169																											
						170																											
						171																											
						172																											
						173																											
						174																											
						175																											
						176																											
						177																											
						178																											
						179																											
						180																											
						181																											
						182																											
						183																											
						184																											
						185																											
						186																											
						187																											
						188																											
						189																											
						190																											
						191																											
						192																											
						193																											
						194																											
						195																											
						196																											
						197																											
						198																											
						199																											
						200																											
						201																											
						202																											
						203																											
						204																											
						205																											
						206																											
						207																											
						208																											
						209																											
						210																											
						211																											
						212																											
						213																											
						214																											
						215																											
						216																											
						217																											
						218																											
						219																											
						220																											
						221																											
						222																											
						223																											
						224																											
						225																											
						226																											
						227																											
						228																											
						229																											
						230																											
						231																											
						232																											
						233																											
						234																											
						235																											
						236																											
						237																											
						238																											
						239																											
						240																											
						241																											
						242																											
						243																											
						244																											
						245																											
						246																											
						247																											
						248																											
						249																											
						250																											
						251																											
						252																											
						253																											
						254																											
						255																											
						256																											
						257																											
						258																											
						259																											
						260																											
						261																											
						262																											
						263																											
						264																											
						265																											
						266																											
						267																											
						268																											
						269																											
						270																											
						271																											
						272																											
						273																											
						274																											
						275																											
						276																											
						277																											
						278																											
						279																											
						280																											
						281																											
						282																											
						283																											
						284																											
						285																											
						286																											
						287																											
						288																											
						289																											
						290																											
						291																											
						292																											
						293																											
						294																											
						295																											
						296																											
						297																											
						298																											
						299																											
						300																											
						301																											
						302																											
						303																											
						304																											
						305																											
						306																											
						307																											
						308																											
						309																											
						310																											
						311																											
						312																											
						313																											
						314																											
						315																											
						316																											
						317																											
						318																											
						319																											
						320																											
						321																											
						322																											

Programmable logic arrays (16 × 48 × 8)

PLS100/PLS101

SNAP RESOURCE SUMMARY DESIGNATIONS

